ViewVC Help
View File | Revision Log | Show Annotations | Root Listing
root/cvsroot/UserCode/TIBTIDNotes/TIBTIDIntNote/SiStripComponents.tex
Revision: 1.7
Committed: Thu May 21 10:26:25 2009 UTC (15 years, 11 months ago) by carlo
Content type: application/x-tex
Branch: MAIN
CVS Tags: HEAD
Changes since 1.6: +10 -6 lines
Log Message:
*** empty log message ***

File Contents

# Content
1 \section{The Integration Components}
2 \label{sec:Components}
3
4 \subsection{The Silicon Module}
5
6 The TIB and TID modules (table~\ref{table:modules})
7 consist of a carbon fiber support
8 frame that holds a single silicon
9 sensor~\cite{ref:mask}\cite{ref:sensors} and the front-end electronics
10 hybrid circuit~\cite{ref:hybrid}.
11 These detectors are produced from individual, 320~$\mu$m thick, sensors.
12 All silicon strip sensors are of the
13 single-sided ``p-on-n'' type
14 with integrated decoupling capacitors, aluminium readout strips
15 and polysilicon bias resistors.
16 The sensor is aligned with respect to the same frame
17 aluminum inserts that are used to fix the module the ledges in such a
18 way the sensor positioning is guaranteed with respect to the support
19 structure~\cite{ref:assembly}.\\
20 Double-sided detectors are built by simply assembling two independent
21 single-sided modules (``R-Phi'' and ``Stereo'') back to back.
22 The double-sided TIB layers and TID rings are equipped with module
23 sandwiches capable of a space point measurement and obtained by
24 coupling back-to-back a ``R-Phi'' module and a special ``Stereo''
25 module with the sensor tilted by $100\mrad$ with respect to the other.
26 The stereo sensor and electronics are identical to the R-Phi ones, the only
27 difference being in the support mechanics and pitch adapters. \\
28
29
30 %The stereo module just
31 %differ from the $r\phi$ one in the details needed to cope with the
32 %different sensor orientation.
33 \begin{table}[!htb]
34 \begin{center}
35 \caption[smallcaption]{Details on the different TIB/TID modules. }
36 \label{table:modules}
37 %\begin{tabular}{|l||c|c|c|c|c|c|c|}
38 \begin{tabular}{|l|ccccc|}
39 \hline
40 Module & pitch ($\mu$m) & Assembly &Active area & \# of APVs & \# of channels \\
41 type & & type &$cm^2$ & & per module \\
42 \hline
43 % \hline
44 TIB Layer 1-2 $r-/phi$ & 80 & DS & 35 & 6 & 768 \\
45 TIB Layer 1-2 stereo & 80 & DS & 35 & 6 & 768 \\
46 TIB Layer 3-4 $r-/phi$ & 120 & SS & 35 & 4 & 512 \\
47 TID Ring 1 $r-/phi$ & 81-119 & DS & 85 & 6 & 768 \\
48 TID Ring 1 stereo & 81-119 & DS & 85 & 6 & 768 \\
49 TID Ring 2 $r-/phi$ & 81-119 & DS & 88 & 6 & 768 \\
50 TID Ring 2 stereo & 81-119 & DS & 88 & 6 & 768 \\
51 TID Ring 3 $r-/phi$ & 123-158 & SS & 79 & 4 & 512 \\
52 \hline
53 \end{tabular}
54 \end{center}
55 \end{table}
56
57 %%{\bf FIX ME: descrizione/tabella dei vari tipi di moduli.}
58
59 %The readout chip
60 %pitch (44$\mu$m) is matched to the sensor pitch via an aluminum deposited glass substrate
61 %fanout circuit (pitch
62 %adapter). The hybrid circuit, which houses the front-end chips and ancillary
63 %electronics, is realized using kapton multilayer technology integrating the power and
64 %signal cables. \\
65
66 A single sided module of the TID ring 3 and a TIB double-sided module
67 are shown in Fig.~\ref{fig:moduleds}.
68
69 %\begin{figure}[!htb]
70 %\begin{center}
71 % \includegraphics[width=0.60\textwidth]{Figs/moduless.pdf}
72 %\end{center}
73 %\caption{A 4 chips TIB single sided module mounted on its transportation carrier.}
74 %\label{fig:moduless} % Give a unique label
75 %\end{figure}
76
77 \begin{figure}[!htb]
78 \begin{center}
79 \includegraphics[width=0.3\textwidth, height=0.45\textwidth,angle=90]{Figs/module-R1.pdf}
80 \hskip 5mm
81 \includegraphics[height=0.3\textwidth, width=0.45\textwidth]{Figs/moduleds.pdf}
82 \end{center}
83 \caption{A ring 3 TID module (left panel). A TIB double-sided assembly,
84 the ``stereo'' module is visible reflected by a mirror (rigth panel).}
85 \label{fig:moduleds} % Give a unique label
86 \label{fig:moduletid}
87 \end{figure}
88
89 %\subsection{The Front-end Electronics}
90 The multilayer kapton hybrid circuit holds the module front-end
91 electronics consisting of four main components: the readout chips
92 (APV25) and three ASICs (the Multiplexer, the PLL and the DCU). All
93 devices are addressed and controlled by a I$^2$C serial bus~\cite{ref:i2c}.\\
94 The signals coming from each strip are processed by four or six front-end
95 readout chips, connected to the silicon sensor strips by means of a glass
96 substrate pitch-adapter. The APV25~\cite{ref:apv}
97 is a 128 channel chip built in radiation tolerant 0.25 $\mu$m
98 CMOS technology~\cite{ref:radtol}. Each channel consists of a
99 preamplifier coupled to a CR-RC 50ns shaper. The shaper output is sampled at 40MHz into
100 a 192 cells pipeline that allows trigger latencies up to 4$\mu$s.\\
101 The APV25 can operate in {\it peak mode} or in {\it deconvolution
102 mode}. In the former the shaping time is $50\ns$; in the latter, by
103 using a deconvolution filter~\cite{ref:deconvolution}, the
104 effective shaping time is 25ns. In addition, there is also the
105 possibility to switch on or off an inverter stage which slightly
106 decreases the common mode noise contribution.
107 % Standard operation mode for Silicon Sensor is with
108 % inverter on.
109 %%{\bf FIX ME: ma serve??? Nel seguito non si fa mai menzione dei vari
110 %% modi di funzionamento dell'APV - forse da aggiungere nela
111 %% descrizione del ped-noi run?}
112
113 On receiving a level 1 trigger the APV25 sends out serially
114 %, at 20MHz rate,
115 the 128 analogue signals together with information about the
116 pipeline address and the chip error status; two APV25 are multiplexed
117 on a differential line by the Multiplexer chip~\cite{ref:mux}.
118 In absence of data to stream out, for synchronization purposes, the
119 APV25 issues a 25ns pulse called ``tick mark''
120 with a period of 70 clock cycles.\\
121 The Phase Locked Loop (PLL) chip~\cite{ref:pll} allows the clock to be delayed by 1.04ns
122 steps, to
123 compensate for path differences of control signals and for any
124 electronics delay. The PLL also decodes the trigger signals that are
125 encoded on the clock line.\\
126 The Detector Control Unit (DCU)~\cite{ref:dcu} contains an eight-channel ADC,
127 two constant current sources and a temperature sensor. It
128 monitors two sets of thermistors, one on the sensor
129 and one on the hybrid, its own internal temperature, the
130 silicon sensor bias current and the two (1.25 V and
131 2.5 V) low voltages. Each DCU has a unique hardware identification
132 number (called \textit{DCU Hardware ID}) that can also be read through
133 the $I^2C$ interface. By means of this number each module has an
134 unique identification.
135
136 \subsection{The Analog Opto Hybrid}
137
138 The Analog-Opto Hybrids~\cite{ref:aoh} (AOH) performs the
139 electrical-to-optical conversion of the electrical signals of the two
140 or three APV25 pairs, depending on the module type, by means of
141 radiation tolerant lasers and components\cite{ref:laserdriver}.
142 There is one AOH
143 per module, sitting on a ledge glued on the cooling pipe very close to
144 the front-end hybrid. Multi-mode optical fibers~\cite{ref:opto}
145 transport the signal to the counting room where the
146 Front End Drivers (FEDs)~\cite{ref:fed}
147 convert back the signal to an electrical one and digitize it.
148 Each AOH has two or three two meter long pig-tail
149 optical fibres ending with an optical plug.\\
150 The electrical signals arrive to the AOH through front-end hybrid
151 kapton cable. The AOH is powered by the same cable.
152 By means of the AOH control logic the laser working parameters GAIN
153 and BIAS can be set via $I^2C$ control registers.
154 The GAIN parameter can be used to compensate the loss of signal
155 on the optical link to the FED input. The GAIN parameter has four
156 possible values, 0, 1, 2, 3, corresponding to a nominal
157 gain value of 0.5, 0.75, 1, 1.25, respectively.
158 During normal operation, if no damage was done to the line and
159 ideal connections, it is normally set to 1.
160 The BIAS parameter regulates the current threshold for the laser
161 diodes and can be set in the range 0$\div$127. The optimal value
162 strongly depends on temperature and also on irradiation.
163
164 \subsection{The Control Ring}
165 \label{fig:ctrlring}
166
167 The control of the modules front-end electronic is implemented by means of a
168 hierarchical structure organized in groups of modules~\cite{ref:dohm}.
169 Each group is
170 controlled by a Communication and Control Unit (CCU)~\cite{ref:ccu}
171 that represents a
172 ``node'' in a ``token-ring'' formed by several daisy-chained CCUs and
173 known as {\it control ring}. The control ring is mastered by a Front End
174 Controller, FEC~\cite{ref:opto}, located outside the experiment by
175 means of optical signals. The entire TIB and TID contains a total of 110
176 Control Rings.
177
178 \begin{description}
179 \item[Digital Opto Hybrid Module] The FEC optical signals are converted into electrical signals
180 by two
181 Digital Opto-Hybrids (DOHs)~\cite{ref:doh} that send clock, trigger, and control signals to
182 the token ring of CCUs. The DOHs are physically located on a board,
183 Digital Opto Hybrid Module (DOHM)~\cite{ref:dohm}, that provides up to
184 15 ports (7 on the main DOHM board plus 8 on its
185 secondary extension or AUX) to implement the token ring. Each port
186 connects the DOHM to a CCU located on the Mother Cable head
187 via a 26 poles flat cable.
188 To cope with possible CCU failures that would affect the entire ring, the
189 control ring features the so called {\it redundancy} by means of
190 a {\it double path} layout, shown in Fig.~\ref{fig:redundancy}.
191 This design exploits the
192 two input/output replicas of the CCUs: each CCU is connected to the
193 two nearby CCUs through the primary circuit (``A'') and to the second
194 next CCUs through the secondary circuit (``B'') by which a failing CCU
195 can be bypassed. To cope with the failure either of the last
196 CCU or of the primary DOH (A), the DOHM holds a ``dummy CCU'' and a
197 spare DOH (B).
198 \begin{figure}
199 \begin{center}
200 \includegraphics[width=0.85\textwidth]{Figs/default_redundancy.pdf}
201 \end{center}
202 \caption{Scheme of primary and secondary circuit of the ring. }
203 \label{fig:redundancy}
204 \end{figure}
205 If no CCU is connected to a given DOHM port, a special loop-back plug
206 must be inserted in order to ensure the continuity of the primary
207 and secondary control circuits.
208 %The redundancy properties of the system
209 %are preserved by observing two ``rules'', i.e. a) if an even number of plugs is needed,
210 %plugs must be organized in pairs, each pair having the two plugs inserted in consecutive ports, b)
211 %if an odd number of plugs is needed, one plug must be placed in the last DOHM port
212 %(before the dummy CCU), and the remaining ones following the previous rule.
213 \item[CCU] The CCU serves a group of modules and performs the following tasks:
214 distributes the clock/trigger and the hard reset to the modules;
215 dispatches the instructions received from the
216 FEC to the modules APV25s and the other ASICS via $I^2C$ or
217 vice-versa, i.e. addresses the readings from the $I^2C$ devices to the FEC.
218 Each CCU device sits on a CCU-Module (or CCUM) which carries also
219 buffering chips and a DCU. Each CCU has an hardware address
220 configurable by means of appropriate solder pads on the CCUM board to
221 be shorted or not by a SMD pull up resistor.
222 %either directed to themselves or to the devices connected to them. The first case is used
223 %for example to read the Status Register of the CCU or to raise its output PIA reset lines.
224 %While in the latter case
225 %commands are translated to the $I^2C$ protocol and forwarded to the
226 %other devices located on the sensor modules or AOH; in case of
227 %a reply from the $I^2C$ device, the reverse process is done by the CCU, which addresses the
228 %information to the FEC.
229 \end{description}
230
231 \subsection{The Mother Cable}
232 The electrical connections between a group of modules served by the
233 same CCU are done by the {\it Mother Cable}~\cite{ref:mc}, a
234 multi-layer kapton copper circuit. An example is shown in
235 Fig.~\ref{fig:fotomc}. The mother cable is mounted on the carbon fiber
236 support structure underneath the modules.
237 The mother cable holds a CCUM and distributes the $I^2C$ serial data (SDA)
238 and clock (SCL) lines, the hard reset (PIA reset) line and the
239 clock/trigger to each module.
240 The mother cable is connected to a Power Supply unit via two sockets
241 located at the edge and feeds the modules with low voltages (1.25~V,
242 2.5~V) and the high voltage.
243
244 In the TIB the mother cable coincides
245 with the string, i.e. six modules
246 (three double sides assemblies) in L1 and L2 and three modules in L3
247 and L4. In the TID each mother cable serves a 90-degrees sector,
248 i.e. six modules (three double-sided assemblies) in R1 and R2 and
249 five modules in R3.
250
251 \begin{figure}
252 \begin{center}
253 \includegraphics[width=0.85\textwidth]{Figs/mothercable.pdf}
254 \end{center}
255 \caption{A TIB mother cable with module connectors and CCU (top);
256 details of the CCU and the connectors at the edge of the MC
257 (middle); three module assembled string (bottom).}
258 \label{fig:fotomc}
259 \end{figure}
260